Abstract. The circuit topology for a single-phase single stage ac-dc converter with the aim of minimising the converter's line current harmonics is presented. The circuit is based on the halfcontrolled ac-dc converter topology and employs active switching devices to achieve its objective. These devices are used to provide alternative paths for the line current during periods when the smoothing capacitor is supplying the load current, thus reducing the line current harmonics. Extensive simulation studies have been carried out on the circuit and results are presented and compared with the results obtained from a standard ac-dc uncontrolled converter operating under similar conditions. The results indicate that the line current harmonics are reduced to levels compliant with those set out by the relevant European Union's Directive, IEC61000-3-2, on harmonics injection into the supply mains directed at equipment that draws current 16 A ≤ .
Introduction
The number of small electrical and electronic equipment which requires low dc power for their operation, such as desktop computers, has been increasing at an enormous rate especially in the last decade. This dc power is typically obtained by the process of rectification of the ac mains and for small power ranges less than about 2 kW, the single-phase diode bridge ac-dc converter of Figure 1 remains the most attractive choice. This is because of its simplicity, reliability, and its low cost and low losses. The output voltage is a unidirectional pulsating waveform whose dc value is only about 63% of its peak value and thus the waveform contains large ripple voltage [1] . To reduce this ripple voltage a large smoothing capacitor is connected across the output terminals of the diode bridge. The value of the smoothing capacitor must be chosen so that the ripple voltage is reduced to, typically, 5 to 10% of the required dc voltage and it depends on the frequency of the mains, typically 50 Hz, and on the value of the load current. The smoothing process whilst increasing the dc value of the output voltage waveform has an adverse affect on the supply current drawn by the converter. The smoothing capacitor causes the line current to flow only for short intervals of time as shown in figure 1(b).
For the remaining time the capacitor supplies the load current. That is the supply current consists of short narrow pulses. This means that the input current is rich in harmonics. The generated harmonics will be injected into the supply mains and may be harmful to other equipment connected to the mains. Further, if there is a large number of such converters connected to the mains, the mains conductors have to be over rated to allow for these current harmonics. In order to limit the generation and injection of such unwanted harmonics, national and international regulatory bodies, such as the International Electrotechnical Commission (IEC), have the task of setting standards that regulate the generation and injection of harmonics. The harmonic standard IEC-61000-3-2 sets the limits for Class D electrical equipment [2] . This class refers to equipment that draws an input current up to a maximum of 16 A . The converter presented here falls into this category. The IEC limits for class D equipment are presented in Table 1 .
These limits have been continuously tightened over the years. For example, the limit for the third harmonic current for power levels up to 600 W is 3.4 mA/W compared to 2.3 A/W in the older IEC-555 standard which became obsolete in 1995. These new standards have placed onerous demands on the design of ac-dc converters with reduced harmonic currents that meet the IEC regulations. In pursuing this objective, various circuit topologies have been described in the literature. One of the most popular topologies is shown in Figure 2 . This utilises a PWM dc-dc boost converter which reduces the line current harmonics and improves the input power factor.
A number of dedicated integrated circuits such as the FAN6982 exist that implement PWM dc-dc boost converter [3] . Although, good power factor correction and harmonic reduction can be achieved with the above boost topology, the circuit has some drawbacks. It is a two-stage converter which complicates the circuit and reduces its reliability and there are three semiconductor devices in series in the path of the power flow. In addition, the high switching frequency of the boost converter increases the power loss which reduces the efficiency and reliability of the converter. Several alternative single-stage ac-dc converter topologies with varying degrees of complexity and performance have been proposed in the literature [4] , [5] .
Proposed circuit and its operation
The proposed circuit is shown in Figure 3 . It is a halfcontrolled bridge ac-dc converter employing two MOSFETs as switches. The circuit has the advantages that at any instant there are only two semiconductor device volt drops in series with load, the drive voltages for the MOSFETS are referenced to the same earth, and there is no need for a dc side inductor. Further, the switching frequency is lower than that required for the boost circuit which reduces the switching losses.
The operation of the circuit may be divided into four modes of operation and is explained with the aid of the diagrams in Figures 3 and 4 .
Mode 1
In this mode the supply voltage is positive and the switches M3 and M4 are open. As shown in Figure 4 (a), the supply current flows through D1, the load and the capacitor and back through the integral diode of M3.
Mode 2
The input ac voltage is positive and the transistor switches M3 and M4 are turned on. In this case, Figure 4 (b), the supply current flows through M4 and back through the integral diode of M3. The load current is supplied by the capacitor. 
Results
AD-DC converters with power ratings of 340 W, 240 W and 180 W were designed using both converter topologies i.e. the uncontrolled diode bridge circuit of Figure 1 (a) and the half-controlled bridge of Figure 3 . For each circuit and each power rating the design parameters e.g. ripple voltage, are the same for the both versions of the converter topologies. Table 2 shows the line current harmonic density in mA per watt (mA/W) of the dc output power. The Table also shows the relevant IEC61000 limits.
The Uncontrolled Converter
It is evident that for all current harmonics the mA/W harmonic densities are well above the levels specified by the IEC61000-3-2 standard, rendering the basic diode bridge ac-dc converter, as it stands, impractical.
The Half-controlled Converter
A simple switching strategy was used to generate the gate PWM drive signal for the two MOSFETs in the Halfcontrolled circuit of Figure 3 . The objective was to increase the conduction time of the supply current and hence minimise its harmonic content. As shown in Figure 5 (a), this PWM signal is generated by comparing a full-wave rectified sinusoidal signal, sampled from the secondary of the converter's multi-tapped input transformer , to a 10 kHz triangular waveform. The PWM drive signal is shown in Figure 5 (b). Table 3 shows the line current harmonic densities (mA/W) for various values of dc output power. It is clear that the harmonic currents are within the levels set out by the IEC61000 standard. Further, as can be seen from Figure 6 , the line current waveform is near-sinusoidal.
Conclusions
A simple circuit topology, of a half-controlled full-wave bridge ac-dc converter, with the objective of reducing its line current harmonics was presented. The circuit was tested with power levels of 340 W, 240 W and 180 W, and in each case the line current harmonics, up to harmonic order n=39, were investigated and found to be compliant with the EU directive IEC61000-3-2. 
